Espressif Systems /ESP32-S3 /UHCI0 /INT_ENA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_ENA

Description

Interrupt enable bits

Fields

RX_START_INT_ENA	This is the interrupt enable bit for UHCI_RX_START_INT interrupt.
TX_START_INT_ENA	This is the interrupt enable bit for UHCI_TX_START_INT interrupt.
RX_HUNG_INT_ENA	This is the interrupt enable bit for UHCI_RX_HUNG_INT interrupt.
TX_HUNG_INT_ENA	This is the interrupt enable bit for UHCI_TX_HUNG_INT interrupt.
SEND_S_REG_Q_INT_ENA	This is the interrupt enable bit for UHCI_SEND_S_REQ_Q_INT interrupt.
SEND_A_REG_Q_INT_ENA	This is the interrupt enable bit for UHCI_SEND_A_REQ_Q_INT interrupt.
OUTLINK_EOF_ERR_INT_ENA	This is the interrupt enable bit for UHCI_OUTLINK_EOF_ERR_INT interrupt.
APP_CTRL0_INT_ENA	This is the interrupt enable bit for UHCI_APP_CTRL0_INT interrupt.
APP_CTRL1_INT_ENA	This is the interrupt enable bit for UHCI_APP_CTRL1_INT interrupt.

Links

() ()